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ABSTRAcr 
DADO is a special purpose parallel computer designed for the rapid execution of 
artificial intelligence expert systems. This article discusses the DADO hardware and 
software systems. with emphasis on the question of granularity. DADO is designed 
as a fine-grain machine constructed from many thousands of processing elements 
(PEs) interconnected in a complete binary tree. Two prototype systems. DADOI 
and DAD02, are detailed. Each PE of these prototypes consists of a commercially 
available microprocessor chip, memory Chips. and an additional semicustom va 
processor designed at Columbia llniversity. The software includes a kernel and 
parallel languages. Under development are several artificial intelligence systems, 
including a production system interpreter. a logic programming language. and an 
expert system building tool. 
[:-.rfRODUcnON 
A considerable amount of interest has recently been gener-
ated in specialized machine architectures designed for the 
very rapid execution of Artificial Intelligence (AI) software.' 
The Japanese Fifth Generation ~fachine Project. for exam-
ple. promises to deliver a functioning device capable of com-
puting solutions of large PROLOG programs at execution 
rates on the order of many thousands to perhaps millions of 
logical inferences per Itcond (LIPS). Such a device will re-
quire high-speed hardware executing a large number of prim-
itive symbOl manipulation tasks many times faster than to-
day's fastest computers. This rather ambitious goal has led 
some researchers m suspect that a fundamentally different 
computer organization is necessary to achieve this perfor-
mance. Thus. parallel processing has assumed an important 
position In current AI research. 
Since 1980. we have been exploring various parallel pro-
cessing architectures suitable for the rapid execution of AI 
software implemented in productlon system (PS) and logic 
programming (PROLOG. for example) form. 1.! . .1.· A number 
of parallel algorithms have been developed and studied. each 
designed to capture the inherent parallelism in a wide range 
of symbol manipulation tasks. This study has led to the devel-
opment of a speCific machine architecture which has come to 
be called DADO. 1.0.· 
DADO is a binary tree-structured mUltiprocessor architec-
ture incorporating thousands of moderately powerful pro-
cessing elements (PEs). Each PE consists of a fully program-
mable microcomputer with a modest amount of local memory 
(in the range of 16 to 20 Kbytes. in the second prototype) and 
a specialized VO chip deSigned to accelerate inter-PE commu-
nication. A full-scale production version of the machine may 
comprise many thousands of processors implemented in VLSI 
technology. 
Other parallel tree-structured machines have been pro-
posed in the literature for accelerating a wide range of applica-
tions from database operations to more general applications 
involving numerical operations .... DADO distinguishes itself 
from these other architectures In several ways. 
First. DADO is not fully detailed. That is. although we have 
settled upon the nOli on of large·scale parallelism by incorpo-
rating thousands of PEs interconnected in a complete binary 
cree. the granulanty (storage capacity and functionality) of 
each PE remains an open theoretical and important practical 
issue. We are thus hedging our bets by remaining uncom-
mitted to any specific PE deSign. By studymg "real-world" 
applic:ltions executed on a DADO prototype. our proposed 
arch:tectural studies WIll shed more light on the granularity 
sultloie for a production version of the machine. 
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Second. DADO is designed for a specialized set of applica-
tions implemented with the AI production system and logIC 
programming formalisms.) Thus. we can expect DADO to 
provide important information for other researchers inter· 
ested in accelerating AI computation. 
Third. the execution modes of a DADO PE are rather 
unique. Each PE may operate in Single Instruction ~{ultlple 
Data (SIMD) mode 1o whereby instructions are executed as 
broadcast by some ancestor PE in the tree. Alternatively. a 
PE may operate in Multiple Instruction Multiple Data 
(MIMD) mode by executing instructions from its local R.->"~L 
Such a PE may. however. broadcast instructions for execution 
by descendant PEs in S~{D mode. This rather simpie archi· 
tecrural(Jrinciple allows DADO to be fully partiuoned into a 
number of distinct ··sub-DADOs." each executing a distinct 
tasle Thus. DADO may potentially implement a variety of 
parallel algorithms spanning a vertical spectrum from the 
small grain operations ~l'ical of the parallel manipulation of 
databases up to more coarse-grain activities associated with 
multitasking. Indeed. it is our experience that this fleXible 
arcrutecrural design provides a rather powerful "semanuc-
base" allowing relatively easy programming of these vanous 
parallel activities. 
Fourth. our current design of the second prototype ma-
chine. DAD02. employs two physical binary tree intercon-
nections. This pro .. ides fault tolerance as described in a later 
section. 
Fifth. we have designed DADO around commercially 
available technology rather than designing everything from 
scratch. In addition. the software has been designed with por-
tability in mind (such as changing the ~-pe of microprocessor). 
Thus. it is quite possible that future DADO machines could 
rapidly be implemented and directly employed in real-world 
settings much more quickly than other proposed machmes 
waiting for technology to catch up with their architectural 
needs. 
In a number of previous papers.)' 1 L 1:.lJ. 14. ". 16.17. 18. to we 
have detailed the hardware design of the DADO machine. as 
well as the software systems that have been implemented to 
date and currently under development. The algorithms that 
were invented for the parallel execution of production systems 
and 10glc programs were not sufficient alone for deciding 
several specific hardware design issues. The decision was 
made. therefore. to build functioning prototype systems that 
provide the means to carry out empirical studies. Towards that 
end. it was necessary to develop concurrently both hardware 
and software systems that Implement and demonstrate the 
most important architectural principles of the machine whale 
providing the necessary laboratory environme:n for expen-
mentation and study. 
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[n :he followin\! ;ectlons. we detail the status of the 
DADOI and DAD-02 prototype hardware lnd software sys-
tems. Several kinds of sortware systems are under develop. 
ment. Lo ..... ·level svstem software includes the kernel and 
Jpplication languag~ support resident in each DADO PE. The 
paralle! languages are PPL~1." and a newly developed high. 
level parallel LIS? (PPSL).I,.19 Artificial Intelligence (AI) 
;oftware consists of several very·hlgh·level systems: OPS5.::O 
HerbAI.: ' and LPS 10.10 languages. Knowledge acquisition 
software (such as DTEX~) uses these layers to develop a 
working expert system which is then available to users. 
HARDWARE 
The hardware configuration of DADO consistS of a large 
number of processing elementS (PEs) connected by a tree· 
structured bus. Each PE in the prototype systems consists of 
an Intel 8751 microprocessor with ~ Kbytes of onchip 
EPRO~!, 128 bytes of onchip RA~f. 16 Kbytes of RA~i with 
parity. and an VO processor. The initial DADOI prototype 
?E was built without the VO processor, which is simulated by 
a software kernel for parallel communication resident in each 
EPROM. 
The liO processor provides very fast bidirectional commu· 
nication and selection of data. It also supports both a global 
incerrupt and dnc~J:r switch. This allows any processor to in· 
terrupt the entire machine and place "it into debug mode. 
When an interrupt occurs. the host processor is given control. 
It can then read and write the individual processor memorie5 
as part of the debugging process. Subsequently. the machine 
can be restarted without loss of any information. 
As noted. the PEs are interconnected as a binary tree. The 
root PE is connected to twO descendant PEs. which in tum 
are connected to two descendants each. This interconnection 
topology was selected for two reasons. (1) It can be very 
effiCiently implemented in \!LSI technology. and (2) this ar· 
chitectural configuration is well suited for a large class ot 
problems. 
A prototype of the hardware. DADOI. has been oper· 
atlonal since April 1983. [t has been used to develop further 
hard ..... are and software. Using gate array technology. we have 
deSigned a speCialized L'O processor for the DAD02 PE to 
accelerate inter·PE communication. These I/O chips are in-
terconnected in a binary tree. Each microcomputer chip in a 
DAD02 PE is also interconnected in a second complete bi· 
nary tree. These twO tree interconnections provide a measure 
of fault tolerance. Thus. if a DAD02 I/O chip fails. the pro-
cessor connections WIll allow the machine to continue oper· 
atlng. as evidenced by the small 15 element DADOI protO· 
type which employs processor interconnections exclusively. 
Alternatively. If a DAD02 processor fails. the 110 chip inter· 
connection will allow easy fault isolatlon and diagnosis. Soft· 
.... are for recontiguranon and fault tolerance. however. is not 
~'et developed and not part of the current effort. 
Work is largely complete on the larger DAD02 machine. 
Tnls computer will be configured with IOZJ PEs and 16 mega· 
bytes of RA~1. The construction of thiS machine involved the 
deSign and Integrat!on of the [;0 processor; the connectIOn 
ctrcumy in the form of circuit boards and a backplane: the 
powe~ supply and cabinet: and l high speed r. 0 In:e::ace :0 
a conve:Htonai host. 
CommUII/CaflOn 
DADO hardware prototyping began three years ago 10 
1981. At that tlme. the Intel SiSI was the only commerCIally 
available single chip microcomputer in existence thae "ro-
vided "' parallel 8 bit portS. These portS allowed us co con-
veniently interconnect a number of PEs directly without addi. 
tionallogic or chips. The 4K onchip EPRO~ also allowed us 
to conveniently implemene software with the opportUnity to 
reprogram the ROM as the software evolved. 
[f we were to initiate proeotyping coday. we would use a 3Z 
bie two address microcomputer chip. Such a design is expected 
to immediately deliver a 16 fold speed advantage over the 
8751. 
Synchronization between processors was originally imple· 
mented with a four-cycle handshake protocol. implemented in 
sorrNare. This is being replaced with a semicustom LO pro· 
cessor. which is expected to provide substantial performance 
improvementS for cwo reasons; (1) the L'O chip can transfer a 
byte of data throughout the entire machine in the time needed 
for a typical microprocessor instruction. (2) the microproces-
sor is no longer burdened with·the communication task. 
The I/O chip performs in hardware three main parallel 
operations: (1) flow of information from one processor to its 
descendants (broadcast). (2) the selection of the largest (or 
smallest) value of a sec distributed throughout the machine 
(max:mIn resolve), and (3) the flow of information from de· 
scendants towards their ancestors (report). [n addition. the 
[/0 processor provides the hardware to help monicor and 
debug large software systems (global interrupt and context 
switch). as well as memory suppOrt. 
The lIO processor was completely designed at Columbia 
UniverSity. We used sophisticated CAD/CA:-'f tools in thIS 
phase. A VALID ScaldSystem served in all phases of develop-
ment: from schematic entry using a hierarchical methodology. 
through rough simulation. and then board layout. The design 
was venfied at LSI Logic with their LDS simulator. and subse· 
quently fabricated USIng approximately 1850 gates of HC:-'fOS 
gate array. 
Circuit Boards 
The t:x!raordinarily regular layout of the binary tree made 
it poSSIble to design relativel:w simple cirCUit boards. ~Iost of 
the interconnections Jre withm the PEs. be!\Iieen a RA~f C:lIP 
and its crocessor. These wires are shorter than l lOch in 
It:ngth. The remaining lines are for communicatton and .:lock. 
signals. These interconnecttons are very regular. [ndeed. all 
32 boards are completely interchangeable . 
The DA DO circuit board was designed using two CAD 
tools; the VALID ScaldSystem and an Advanced Electro:':lc 
Design (AED) '-"oricstatlon r.lOning Caesar CAD SOtl' ... ·are. 
The VALlD was used to create a draWing of the board. We 
developed software on the VALID to produce a com?le:e 
holelist from thiS dra .... 'ng. The holelis: indic:l!es the positions 
of all dnll holes. as well as the e:1dpoims of the connecting 
wires. Hierarchical design features of the VALID allowed us 
to specify the interconneCtions once and then replicate them 
as needed. 
The AED workstation was used to the design artwork 
which describes the power. ground. and silkscreen layers of 
the circuit board. We subsequently used software to veflfy 
that the hole list agreed with the artwork. The DARPA 
~{OSIS silicon foundry then produced full-sized transparen-
C1es of the three layers. The actual board fabrication was done 
by ~ultiwire Corporation. using the artwork and hole list. The 
motherboard was also designed with the AED station. and 
has been fabricated by ~OSIS. 
Packaging 
To minimize the volume of the machine we chose to place 
32 processors on each board and to maintain a very low profile 
on each board. To achieve these goals, we used two tech-
niques: (1) The va processor is packaged in a 64 pin PGA 
package which occupies 1 square inch of surface area. We 
exploited this square package to develop an efficient com-
ponent layout. (2) Components are placed into eyelets. These 
occupy less height above the board than the traditional sock-
ets. while providing the excellent mechanical and electrical 
qualities that are required for a new machine. 
Each of the 32 boards houses 32 processors. 32 va pro-
cessors, and 512 Kbytes of RAM with parity. The resulting 
hardware is simpler than a DEC V:\X-IL'750. and has a cu-
mulative processing power in excess of 570 ~IPS. 
lncerjace to Control Processor 
The DADO machine functions as an attached processor 
controlled by a conventional computer such as a DEC VAX 
~I.t.e 
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or AT&T JB machine. The conventional computer se:rves JS 
a .:ontrol processor (CP). DADO communicates with the C? 
in two ways: either an RS232 connection at 9600 baud. or ..... lth 
a parallel interface. The latter allows us to use the direct 
memory access (DMA) mode of a DEC DRllW. To achieve 
large data transfer rates (approximately 500 Kbytes-second) 
we designed a ROM·based microcoded interface processor. 
This handles the protocol needed to transfer data to and from 
DADO. 
SYSTEM SOFTWARE 
The system software includes a kernel (described below) and 
twO parallel languages developed at Columbia. Copies of the 
kernel are located at each PE. This coordinates use of the 
hardware and provides essential services that are critical to the 
operation of the machine. or are very frequently required by 
the high level languages. The various layers of software are 
shown in Figure 1. 
The kernel suppo"S the most fundamental operations of 
the DADO machine. This includes control of the hardware 
lines. synchronization of processors. and the transfer of data. 
The kernel functions are detailed in Reference 2. 
TIlls kernel was extensively used without modification for 
over a year. Minor modifications have been made to SUPPO" 
the VO chip of DAD02. Recently. the kernel has been re-
structured to pro'wide the resources needed for the PPSL lan-
guage described below. 
The lowest level of the kernel actually manipulates logic 
levels: an intermediate level implements protocols with these 
signals. The highest level is accessible [0 the user. and pro-
vides the following basic functions: 
1. Broadcast to send information to [he descendant pro-
cessors. 
2. Rtsolve to select one processor from a candidate Set. 
" 
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J. Rl!porr:o send information co the roOt processor. 
~. Send to send data to a neilZhbor. 
5. Rece!~'e to receive data fro~ a neighbor. 
6. Enable ;and Disable to make processors execute the in-
structions or to prevent them from dOing anything ex-
cept forward data. 
1 .. HlJfD and Sync to partition the tree into independently 
executing subtrees. and to resynchroOlze. 
PPUf 
Parallel programming requires the programmer to provide 
two kinds of specifications: (1) A control structure for the 
coordination of PEs. This may be viewed as a sec of conditicns 
that determine when a code segment should be executed. (:!) 
The sequential code segments to be executed in partiC'Jlar 
processors. Communication and coordination between these 
segments may either be explicitly stated in the program. or 
implicit from the context in which they are used. 
The first DADO language implemented. PPl~f. uses ex-
plicit statements to synchronize the processors. PPl~i pro-
vides direcr access to the SI~1D. MThfD. and communication 
features of the machine. Interspersed in the program ;are 
statements to be executed in parallel. These are designated 
via a syntactic construct. the DO SI~tD block. 
PPl~11l translates source programs into Intel's PU.t-51!J 
language. PPL~{ checks for syntax errors. and in addition 
enforces the semantics needed to prevent deadlocks in a par-
allel computer. For example. if a processor expects to receive 
information from its parent. then the parent must place [he 
information on the broadcast bus. The compiler determines 
whether these conditions are satisfied and generates an error 
message It they are not. 
This program is currently executed on a VAX running 
e:-.rIX. Tne translated output is sent to an Intel ~tDS with 
Kermit" and then compiled with Intel's PL~f-51 compiler. 
PPL~{ IS implemented via the standard USIX tools (e. Lex. 
and Yac::j and can be easIly transported to a vanety of 
machines. 
PP5L 
The second language implemented is PPSL" This is a LISP 
system which has been extended to permit the specification or 
parallel control. The most salient feature of the language is 
the declaration of functions as ~lI~fD or SI~1D. with seman-
tlC rules to determme how these forms are executed In 
DADO. 
The language pro\'ldes the abtlity to manipulate arbitrary 
LISP expressions (s·e.~pressions. or iorms) throughout (he 
tre::. The language constructs include: 
1. (BROA.DCAST forml form';l. in which form2 is o::valu-
at~d in one processor and then slored into descendant 
processors as ,:e:ermlned by theIr Independent evalua-
tions of forml 
• I\.~r:,,:,at 1\ .J .... I~d .. oJ!!'::: :11.: :rlnder lnd te~~;'HnJI ~:nuliluon progrJm de .. cJ· 
"pc:j .It t!'!.c: CJlumtHl L·::l\~r~lt:. C:n~er for C..Jmput:n~ :~":!I\1Ues. 
~. (SETQSLICE forml form.!l. 10 which for"l::' IS :!\liu-
aced In each descendant processor and ',tored Int" ,h:: 
form/ of each processor. 
3. (DOMevtD form). in which desi2nated descendant ~ro­
cessors disconnect themselves fr-;m the tree-srruc:~red 
broadcast bus. and begin execution of form. 
The PPSL language can be executed on a conventional 
computer by use of a DADO simulator. This Simplifies soft-
ware development. Several programs have been wrieren USlnlZ 
this tool. including an OPS5 implementation. a parallel sor~ 
program. a spelling corrector. and numerous production ;\·5-
tem algorithms. . 
The PPSL language has the abiiitv to relocate s-c:xcres"ons 
(the fundamental LISP data struc~ure). This IS reqUired :0 
communicate the s-expressions between processors and the 
host. Storage strucrures have to be relocated when ~o\ed 
between processors. Moreover. communication of arbltrarv 
length items is required for the language. and the languag~ 
supports a protocol that is both robust and efficient. 
The PPSL constructs are imclemented pnmanlv in LISP. 
The programmer need not be 'concerned 'with lo~ levei de-
tails. Instead. routines such as Broadcast. SetqSlice. and 
DoMimd provide implicit communication. In addition. the 
PPSL programmer has access to the complete DADO kernel 
(this may be needed. for example. in applications that utilize 
non-LISP segments of code such as assembler). 
Static scoping is being implemented WIth a program analySIS 
tool. This is a scope-checker. which will perform a static anal-
ysis to determine If scope rules are violated. 
Compilation-time error checking and optimiz3tion WIll be 
essential. Diagnosis at compile time saves substantial effort J-t 
later phases. Common errors include misuse of SCOOln2 and 
use of the wrong type of data objec:s. (See Fi2ure :: f~r P-Pl~[ 
and PPSL code.) -
LISP Comptler 
A LISP compllerj~ based on other works;':! has be~n de-
ve!oped for the DADO prototype machines. [t translates 
LISP into assembly language for the [nee I 8751 processor. 
which In turn is assembled and linked with commercialiv avad-
able tools. ~ This language can be used to program DADO: 
moreover. the high-level PPSL language runs on DADO by 
use of this underlying LISP structure. 
In addition to the bare compiler. we ha\'e developed a run-
time library and other software to support programming In 
PPSL. The most important par:s of :he · ... ·ork lre a kf!r.":t!1 
tnraface and garbage col/ector Other slgmficant 15pe~:s 
include Inde?ende:u compliatlon. optimizatIons. Inter-
processur commUnication of ,-expreSSIOns. J-nd sO::\'eral kl:1ds 
of diagnostics. 
[ndecendo::nt compllatlon allows us to create ubJec: :::de 
libranes. The onglnal deSign Inc:udes pro·.lslOn for the Ince-
pendent :ompli:H!on by use of l ilnka>:!e edltcr J-nd a gluCai 
symbol file . 
,- !'r~&4eut uu )Tt' -/ 
,- Store !~. ~ltl .2 ~'.e.adLA~. _, 
(b) 
Fi.ure :~al PPLM :ode :0 Slore Ihe slnng contained In [!'IPI.'T; (b, PPSL 
::O<1e 10 "ore Ille stnng contained In I!'IPI. 'T 
We are currently investigating optimization techniques to 
reduce code size. We have developed a preliminary data-
compaction algorithm. This shows that code improvements 
are possible by cwo techniques. First. the algorithm is used as 
an analysis tool to show where compiler internals must be 
changed to improve the code. Second is common substring 
detection followed by automatic subroutine generation. Pre-
liminary studies indicate that up to -'0% compaction is 
possible. 
The compiler will e~'entually provide direct support for par-
allel debugging. It will support four techniques: 
1. Read out code or data from the tree to compare with 
that stored on the host 
., Break POlOts. to gain control of a PE when it executes 
certain code 
3. Rebinding of functions. to modify what a function does 
.l. Profiling. to determine how frequently functions are 
used 
These will be incorpor:lted IOtO a graphics-based debugging 
system. 
GraphICS 
We are currently using high 'resolution color graphics to 
debug and demonstrate programs. We have designed a graph-
ICS based debugglng system that draws a picture of a blOary 
trc:e. By use of two phYSical screens. we will be able to probe 
IOtO processing elemc:nts as required. These graphic routines 
are used to demonstrate the operation of DADO. 
ARTIFICIAL I:-n-ELLIGE:-.ICE SOFTWARE 
Several artificial IOtelligence areas are being studied as appli-
cation areas for DADO. We have made sigmficant progress In 
three of these: a production system language (HerbAl). a 
logIC programming language (LPS). and a genenc expert sys-
tem tool (DTEX). Although DADO was originally designed 
to be a production system machine. the additional uses attest 
to the flexibIlity of the architecture design. 
A productIon system;';- consists of a number of production 
rules l ?\O. which are matched against a database of facts 
called .... orklng memory 11,1 .... \1). Rules have a left hand Side 
(condition) and a right hand side (ac:ion). The system repeat-
edly executes the follOWing cycle: 
1. ~1atch: Determine those productions with conditIons 
that are true given the current state of the working 
memory database. 
2. Select: choose one of the true productions. 
3. Execute: Execute the actions speCIfied by the right hand 
side of the production. Actions include additions. dele-
tions. and modifications to the working memory. 
Although production systems have been put to practical use 
on sequential machines with considerable success. there is a 
critical need for significantly faster execution speeds. We have 
demonstrated that production systems can be e)Cecuted by use 
of parallel hardware. and expected to achieve dramatic per-
formance improvements in the near future. 
One major question in the design of the parallel hardware 
is the granularity question. This is concerned ~;th the re-
sources (functionality, and storage capacity) available at each 
processing element. When the size of RAM is increased in a 
coarse-grain approach. more rules and WM elements may be 
stored and processed by an individual PE. Since fewer PEs are 
aVailable, however. less work may be performed in parallel. 
Conversely. by restricting the size of R.~~1 in a finer-grain 
approach. fewer rules and WM elements may be located at a 
PE. but the additional PEs can possibly perform more oper-
ations in par:Ulel. 
Recent statistics reported for RIO indicate that of a total of 
:000 rules and several hundred WM elements. on average. 30 
to 50 rules need to be matched against ~ on each cycle of 
operation. Thus. even if 2000 finer-grain PEs were available to 
process the rules (say. one rule per processor). only 30 to 50 
PEs would perform useful work on each cycle of execution. If 
we used 30 to 50 coarser-grain processors storing many more 
rules. instead. all of the inherent production matching paral-
lelism would be captured. making more effective use of the 
hardware. 
This approach ignores the advantages of processing \1,0.1 
elements in parallel. In a manner analogous [0 partitioning 
rules to a set of PEs. \1,0.1 elements may also be distnbuted to 
a set of independent PEs distinct from 'those storing rllles.·;a 
The grain size of a PE may then directly affect the number of 
\1t"M elements that may be processed concurrently. Thus. \IoIlth 
a larger number of smaller PEs. ~{ may be operated upon 
more efficiently than with a smaller number of larger PEs. It 
follows that a "tug-of-war" between production-level and 
WM-level parallelism provides an interesting theorencal 
arena to study the tradeoffs involved between parallel pro-
cessors of varying granularity. 
A larger question has now arisen. The reported statistics for 
RI are based on a problem-solving formalism that has bee:1 
fine-tuned for fast execution on serial processors. namely 
OPS5. Thus. the mnerent parallelism in RI may bear little 
rl!umblance to the inherent parallelism in thl! problem R I 
solves: but II is. in our opinton. an amfacl of current OP55 
• RIIS ~n ecpert I'ltem "'nllen In OPS5 t~~1 :onfigur:1 DEC v .... X .:om::ute<1 
::~ :-;atlonal Clmout~r C.Jnre:ence. 19>15 
producrzOf! 5.Hum prol5rammlflg Of! serIal machlfl~J. Tne 
OPSS implement:H\on or Rl provIdes little information about 
· .... hat subproblems lre mherendy parallelizable. Indeed. all 
subproblems are careiully handcrafted to be sequenltally exe· 
cuted using "control elements." Our aim is to provide other 
formalisms that allow one to explore and implement much 
more parall~!ism than OPSS encodes or encourages. 
For example. two simple experiments have been performed 
on two small produc:ion system programs running at Colum-
bia. A few additional parallel constructs were added to OPS5 
which simulate the parallel manipulation or \\I'M.:9 and multi-
ple rule applications on each cycle of execution. The statistics 
indicate that these slight enhancements to OPS5 produce a 
facror 0; 6-10 f~w~r production system cycles of execution to 
solve the same problem. Similar studies are underway using 
the ACE expert system. lO. JI Thus. we can expect that a for· 
malism slightly different than OPS5 will admit much more 
opportunity for parallelism and concomitant speed·up. 
Original DADO PS Algorithm 
The original algorithm. implemented in the PPl~ Ian· 
guage. works as follows. The DADO machine is divided into 
suOtrees. in which there IS a distinguished level for production 
memory (P~f·level) and a lower level for working memory 
(\\I'M·ievel). During the match phase. each P~f·level PE en-
ters ~lI~fD mode and uses its SIMD PEs. as a content· 
addressable memory. ~o state is saved between cycles be-
cause the algomhm exploits large·scale parallelism in the 
match phase. 
During the act phase. changes to W),f are enforced when 
the winning production reports the actions to the DADO root. 
These actlons are subsequently broadcast to all P~{·level PEs. 
which in tum make the appropnate updates to theIr descen· 
dant PEs' storage. 
One characteristic of production systems is temporal redun-
dancy. Few changes are made to W),{ on each cycle. which 
resmcts in practice the number of poSSible rule matchings on 
subsequ~nt cycles. The lbove algorithm recomputes all 
matches berore each producaon cycle. and does not save any 
state information betweo:n .;:ycl~s. Thus. it does not explOIt 
temporal redundancy. On the otiter hand. the OPS5 produc· 
lton system': saves state between production cycles and never 
recomputes compansons. This exploits temporal redundancy. 
~o:t rhere may be excessive overhead. parttcularly when large 
changes Jre needed to ~f. 
Th~ Tr~ar A/gomhm 
.~ new llgorithm. T.:mForally REdundant A ssociallve Tree 
llgortthm l TREA T)JJ uses Ideas from both of the above algo· 
nthms. It malntllns the most useful state tnformation ...... htle 
less useiul compansons lre recomputed as needed. This ap-
proach is based upon several observaltons. 
\Vhen a new dement IS added to the \\o,\t. o:very rule that 
b.:comes eligIble for e~~c:llton \"111 also con tatn the new \l¥,\1 
~!O:::1o:nt. .~ :echntque used by OPS5 (called llpha-memones) 
lllo .... s us to qUlcldy compute m:ltCheS for the new \l¥,\1 e!e· 
men!. SimIlarly. when \JA1 is deleted. the tree IS examIned In 
parallel and all contlicts are removed concurrently. 
Sigmficant performance improvements can be ootalned bv 
maintaining less state tnrormation. Less time is spent malO" 
tammg the state. and computations can be reordered WIthout 
concern for maintaining state information. Consequently. 
heunstic:s may be used to select more opumal ordenngs. 
Finally. it should be noted that the dramatically increased 
computational ability of DADO can be exploited to rapIdly 
compute matches when requlred-the importance of sa~'ng 
the prior matches is thereby reduced. 
LOGrC PROGRAMMr.-.'G 
logic programming is a formalism based upon symbolic 10glc. 
PROLOG is probably the best ~own example. According to 
this formalism. a clause consists of logical first-<lrder terms 
that must be satisfied. Frequently. the clauses may be viewed 
as a sequence of conjunctions and disjunctions, and thus an 
A:-lD/OR tree is commonly used to represent the programs_ 
Logic programming allows a problem to be speafied as gen· 
eral rules and data structures that will be expanded to solve a 
directive. 
logic programming has attracted a great deal of attention 
as a medium for the development of software for parallel 
execution. Two major factors contributing to this perception 
are the demonstrated suitability of logic programming for the 
expression of a wide variety of software tasks. and the 
idenltfication of several sources of parallelism inherent 10 the 
logic formalism itself. Thus logic programming languages ap-
pear to offer a framework in which programs naturally lend 
themselves to efficient parallel execution. but in · .... hich the 
programmer need not be overly cognizant of this goal. 
A logic Programming Language (lPS)'.',j.II is under de· 
velopment at Columbia. The key aspects of lPS are :.ut/flea. 
non lnd rteOnciliallon. Umfication finds a substitution to 
transform two terms into identical terms. There is a most 
general unifier such that all other unifiers are instances of it. 
The umfication processes can be performed in many pro-
cessors. each one working on a particular goal. 
Reconciliation is a process that determines if two substitu-
tions are compatible. and produces the most general substitu· 
tion If one exists. It is an essential part of the lPS algonthms. 
and makes the various unifiers consistent. In this manner the 
independent unifications gIve rise to one ans ..... er. 
We may view the proof search as a perusal of goal lists. The 
lPS search tree. in companson to the standard sequenual 
algonrhm used by Prolog. IS charac:enzed by 
1. Shorter paths to leaves 
1 Earlier termination or unproductive paths 
3. Earlier consideration of most goals. causmg earlier 
branching but not necessarily higher branching factors 
~. A substantially reorgamzed leaf structure. resulung in a 
different order to the constructIon of solutions. 
The umfication phase of the lPS algorithm places different 
facts mto each PE, and then transmlls a goal list from the CP 
IntO the PE network. Each PE unifies with many goals. pro-
ducing umfiers that are tagged with a level number to identIfy 
the goal whose unIfication ga~'e nse [0 the bindIng set. 
The second phase IS the reconciliation phase. [t is also 
known as a "jOIn phase" due to similanty with the operallon 
of an equi-join over a set of relational database operations. A 
heunstic for ordenng the jOin phase can. in most circum-
stances. keep JOIn phase communication close to minimal. 
The join phase is coordinated by the CP. to allow communica-
tion of binding sets around the network. 
The last task to be performed upon discovery of a successful 
proof is the composition of the various substitutions that were 
generated along the way. [n the LPS implementation. the 
substitution phase is accomplished by transmitting prior 
reconciliation history to the PE network. and computing in 
each PE the composition of that substitution with any new 
reconciliation. 
These algorithms have been implemented (on a sequential 
computer using PSL) in order to uncover problems in parallel 
execution of logic programs. Planning (or an implementation 
of an LPS interpreter to be executed on the prototype 
DAD02 machine is presently underway. 
ARTIFICIAL INTELLIGENCE: DTEX GENERIC 
EXPERT SYSTE~1 TOOL 
DTEX is a decision tree based expert system building tool. 
DTEX orgaOlzes knowledge into a decision graph. which is 
appropnate for problems that can be expressed as a hierarchy 
of relationships. [t uses nodes to represent properties. and 
edges to represent the values corresponding to properties of 
the source node. This design represents conjunctions of dis-
junctions as appropnately structured graphs. E:<pliclI A:-iDf 
OR edges are not needed because the system forward-chains 
towards its decision. 
DTEXll consists of three main modules: strategy. explana-
tion. and knowledge acqUisition. The strategy phase is divided 
into ask, IUcide. and next phases whereby the system can 
collect information. select an appropriate edge. and continue 
in the next phase. 
Explanation proVldes a recapitulation of the inference pro-
cesses. [n addition. it responds by supplying the rationale 
behind a link as a useful technique to convince or teach the 
user. 
The system adds new knowledge through interacllon be-
tween DTEX and the speCIalist. The knowledge acqulsillon 
phase will perform extensive consistency checking In addition 
to syntactic checks (such as "if valid values are Integers from 
o to 5. bur the new node could only be reached If values are 
between 3 and 5. and the purpose is to conSIder the new node. 
then only allow edges with values between 3 and Y·). Semantic 
checking IS performed by buildIng frarr.es with appropriate 
semantic information. This requires the expert to express 
meanings carefully and thereby prevents mistakes. A pre-
liminary version of DTEX has been developed in the domaIn 
o( recommending treatment for adolescent idiopathIC sco-
liOSIS. 
SC:-'!~!.-\RY 
A prototype machme. named DADO!. has been operatIonal 
at Culumbla CniverSlty smce Aprtl 25. 1983. As noted. 
DADO! consists of 15 [ntel 8751 microprocessors. These [5 
PEs. interconnected in a complete binary tree. serve as a 
testbed for the development of software for a larger prototype 
currently under construction. DAD02 consists of 1023 [ntel 
8751-based PEs. which will provide m excess of 5;0 ~!lPS. 
and is expected to be completed in the coming rr.onths. 
DAD02 is not Viewed as a performance machIne. but 
rather as a laboratory vehicle to investigate fine·grain proces-
sors. We expect DAD02 to achieve significant p~rformance 
improvements of AI software;!a·::t1 but more important. It wlil 
provide a testbed for the next generation machine. which IS 
expected to achieve the stated goals of DARPA's StrategIc 
Computing Program for symbolic multiprocessors. Although 
the binary tree topology may cause severe commuOlcation 
bottlenecks for some parallel operations. we expect that 
DADO will achieve very Impressive performance for applica-
tions where computation dominates over communication. We 
have found this to be the case for AI production systems. for 
example. Since tree structures offer many favorable advan-
tages (or hardware implementation. DADO will offer very 
attractive cost performance (or many of these important 
applications. 
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